FPGA onboard clock stability

Hi, 

I'm looking for details on onboard clock stability for cRIOs (mainly 9076). Datasheet does not tell much in this. So what kind of oscillator is used for the onboard (40MHz) clock generation, what accuracy does it have? Without this information I don't see how for example, generated signal timing accuracy can be determined.

Thank you