I recently wanted to read data from an SSI absolute encoder on a cRIO 9022 with NI9403 card. It turns out that I can only generate the clock signal at 12 kHz and the processor on cRIO is 40 MHz. Am I doing something wrong, or is there such a limit to the signal generated?
↧